

OVERVIEW

The SM8577B is a CMOS serial-interface type real-time clock IC that operates at 32.768kHz. It employs a 3-line serial interface to transfer time and date data. It incorporates a supply-voltage detect function to determine data validity/invalidity. It features an output interrupt with 32kHz or 1Hz output frequency. It is available in 8-pin SOPs.

FEATURES


- 2.5 to 5.5V operating voltage range
- 1.0μA at 3.0V (typ) current consumption
- 3-line serial interface
- 1.7 ± 0.3V supply voltage detection threshold
- Timer counters for second, minute, hour, day, day of the week, month, and year
- Automatic leap-year calendar adjustment
- 32.768kHz and 1Hz output interrupt selectable
- Crystal oscillator circuit built-in (C_D built-in)
- 24-hour time mode
- Package: 8-pin SOP

ORDERING INFORMATION

Device	Package
SM8577BS	8-pin SOP


PINOUT

(Top view)




PACKAGE DIMENSIONS

(Unit: mm)



BLOCK DIAGRAM



PIN DESCRIPTION

Number	Name	I/O	Description
1	CE	I	Chip enable. With pull-down resistor built-in. HIGH: Enable LOW: DATA goes high impedance; input on CLK and DATA stops; and the TM bit is cleared.
2	DATA	I/O	Data read and write input/output
3	CLK	I	Serial clock input. Data is input (write mode) and output (read mode) on the rising edge of CLK.
4	FOUT	O	Frequency output (controlled by the 4th data bit of the 'week' data, FSEL). 1Hz output when FSEL is 0, and 32.768kHz output when FSEL is 1. In 1Hz output mode, the 1Hz signal is synchronized to the internal 1 second signal. FOUT output is not affected by the CE signal.
5	VSS	-	Ground
6	XT	I	Crystal oscillator element connection pin
7	XTN	O	Crystal oscillator element connection pin. Oscillator capacitor C_D is built-in.
8	VDD	-	Supply voltage. Connect a $\geq 0.1\mu\text{F}$ capacitor between VDD and VSS.

SPECIFICATIONS

Absolute Maximum Ratings

$$V_{SS} = 0V$$

Parameter	Symbol	Condition	Rating	Unit
Supply voltage range	V_{DD}		-0.3 to 7.0	V
Input voltage range	V_{IN}		$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Output voltage range	V_{OUT}		$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Storage temperature range	T_{stg}		-55 to 125	°C
Power dissipation	P_D		150	mW

Recommended Operating Conditions

$$V_{SS} = 0V$$

Parameter	Symbol	Condition	Rating	Unit
Supply voltage range	V_{DD}		2.5 to 5.5	V
Operating temperature range	T_{opr}		-40 to 85	°C

Oscillator Characteristics

$V_{SS} = 0V$, $T_a = 25^\circ C$, $C_G = 12pF$, Seiko Epson C-002SH crystal ($C_1 = 30k\Omega$, $C_L = 6pF$) unless otherwise noted.

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Oscillator start time	t_{STA}	$V_{DD} = 2.5V$	-	-	3	s
Oscillator start voltage	V_{STA}		1.5	-	-	V
Oscillator stop voltage	V_{STO}		-	-	1.5	V
Frequency voltage characteristic	f/V	$V_{DD} = 2.0$ to $5.5V$	-2	-	+2	ppm/V
Frequency accuracy	ϵ	$V_{DD} = 5.0V$	-10	-	+10	ppm
Output capacitance	C_D	$V_{DD} = 5.0V$	-	12	-	pF

DC Electrical Characteristics

$V_{SS} = 0V$, $V_{DD} = 5.0V \pm 10\%$, $T_a = -40$ to $85^\circ C$ unless otherwise noted.

Parameter	Symbol	Condition		Rating			Unit
				min	typ	max	
Current consumption	I_{DD1}	$V_{DD} = 5.0V$	CE = V_{SS}	-	1.5	3.0	μA
	I_{DD2}	$V_{DD} = 3.0V$		-	1.0	2.0	μA
HIGH-level input voltage	V_{IH}	CE, CLK, DATA		$0.8V_{DD}$	-	-	V
LOW-level input voltage	V_{IL}	CE, CLK, DATA		-	-	$0.2V_{DD}$	V
Input resistance	R_{IN}	CE: $V_{IN} = 5.0V$		-	-	800	k Ω
Input OFF leakage current	I_{leak}	CLK: $V_{IN} = V_{DD}$ or V_{SS} CE: $V_{IN} = V_{SS}$		-	-	0.5	μA
HIGH-level output voltage	V_{OH1}	$V_{DD} = 5.0V$	DATA, FOUT: $I_{OH} = -1.0mA$	4.5	-	-	V
	V_{OH2}	$V_{DD} = 3.0V$		2.0	-	-	V
LOW-level output voltage	V_{OL1}	$V_{DD} = 5.0V$	DATA, FOUT: $I_{OL} = 1.0mA$	-	-	$V_{SS} + 0.5$	V
	V_{OL2}	$V_{DD} = 3.0V$		-	-	$V_{SS} + 0.8$	V
Output leakage current	I_{OZH}	DATA, FOUT: $V_{OUT} = 5.5V$		-1.0	-	1.0	μA
	I_{OZL}	DATA, FOUT: $V_{OUT} = 0V$		-1.0	-	1.0	μA
Supply voltage detect threshold voltage	V_{DET}			1.4	1.7	2.0	V

AC Characteristics


$V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = -40$ to 85°C , $C_L = 50\text{pF}$ unless otherwise noted.

Parameter	Symbol	Condition	Rating			Unit
			min	max	min	
CLK clock period	t_{CLK}		0.75	–	7800	μs
CLK LOW-level pulsewidth	t_{CLKL}		0.375	–	3900	μs
CLK HIGH-level pulsewidth	t_{CLKH}		0.375	–	3900	μs
CE setup time	t_{CES}		0.375	–	3900	μs
CE hold time	t_{CEH}		0.375	–	–	μs
CE enable time	t_{CE}		–	–	0.9	s
Write data setup time	t_{SD}		0.1	–	–	μs
Write data hold time	t_{HD}		0.1	–	–	μs
DATA output delay time	t_{DATD}		–	–	0.2	μs
DATA output floating time	t_{DZ}	See "Measurement Circuit".	–	–	0.1	μs
Clock rise time	t_{r1}		–	–	50	ns
Clock fall time	t_{f1}		–	–	50	ns
FOUT rise time	t_{r2}	$C_L = 30\text{pF}$	–	–	100	ns
FOUT fall time	t_{f2}	$C_L = 30\text{pF}$	–	–	100	ns
FOUT duty cycle	Duty	$C_L = 30\text{pF}$, 32kHz output	40	–	60	%
Wait time	t_{RCV}		0.95	–	–	μs


$V_{DD} = 3V \pm 10\%$, $V_{SS} = 0V$, $T_a = -40$ to 85°C , $C_L = 50\text{pF}$ unless otherwise noted.

Parameter	Symbol	Condition	Rating			Unit
			min	max	min	
CLK clock period	t_{CLK}		1.5	–	7800	μs
CLK LOW-level pulsewidth	t_{CLKL}		0.75	–	3900	μs
CLK HIGH-level pulsewidth	t_{CLKH}		0.75	–	3900	μs
CE setup time	t_{CES}		0.75	–	3900	μs
CE hold time	t_{CEH}		0.75	–	–	μs
CE enable time	t_{CE}		–	–	0.9	s
Write data setup time	t_{SD}		0.2	–	–	μs
Write data hold time	t_{HD}		0.1	–	–	μs
DATA output delay time	t_{DATD}		–	–	0.4	μs
DATA output floating time	t_{DZ}	See "Measurement Circuit".	–	–	0.2	μs
Clock rise time	t_{r1}		–	–	100	ns
Clock fall time	t_{f1}		–	–	100	ns
FOUT rise time	t_{r2}	$C_L = 30\text{pF}$	–	–	200	ns
FOUT fall time	t_{f2}	$C_L = 30\text{pF}$	–	–	200	ns
FOUT duty cycle	Duty	$C_L = 30\text{pF}$, 32kHz output	40	–	60	%
Wait time	t_{RCV}		1.9	–	–	μs

Measurement Circuit




DATA Output Floating Timing




Timing Diagrams


Data read



Data write



FOUT output



Note that the 1Hz and 32kHz oscillators are not synchronized to each other, so switching between 1Hz and 32kHz output temporarily shortens the duty cycle. Accordingly, a wait time (\geq output frequency period) should be incorporated when switching during normal operation.

FUNCTIONAL DESCRIPTION

Timer Data Configuration

Counter data is stored in BCD format. The IC performs long/short month and leap-year adjustment automatically. Leap-year adjustment occurs:

- when the decade digit is odd and the year digit is a 2 or 6, and
- when the decade digit is even and the year digit is a 0, 4 or 8.

The time display is 24-hour mode. All data is written and read with the LSB first.

	MSB				LSB			
Second (0 to 59)	FDT	s40	s20	s10	s8	s4	s2	s1
Minute (0 to 59)	*	mi40	mi20	mi10	mi8	mi4	mi2	mi1
Hour (0 to 23)	*	*	h20	h10	h8	h4	h2	h1
Week (1 to 7)					FSEL	W4	W2	W1
Day (1 to 31)	*	*	d20	d10	d8	d4	d2	d1
Month (1 to 12)	TM	*	*	mo10	mo8	mo4	mo2	mo1
Year (0 to 99)	y80	y40	y20	y10	y8	y4	y2	y1


* bits are don't care write bits.

FDT is the supply voltage detect bit. FDT is set to 1 when the voltage between VDD and VSS falls below $1.7 \pm 0.3V$. It is reset to 0 for data reads longer than 56 bits. Note that the FDT bit is not reset to 0 for data reads of 55 bits or less. The read/write data bits should initially be set to 0. After the supply voltage is first applied, the FDT bit should also be set to 0.

FSEL is the FOUT output frequency switch control bit. 1Hz output is selected when FSEL is 0, and 32kHz output is selected when FSEL is 1. After power is first applied, 1Hz default mode is selected.

TM is the factory test bit. It should be set to 0 for normal use.

Data Read



When CE is HIGH, data read mode starts from the first rising edge of CLK for which DATA is LOW. Valid data is then output on DATA from the 9th rising edge of CLK. Time and date data is loaded into the shift register on the 8th falling edge of CLK and then output on DATA in sync with the rising edge of CLK, starting with the seconds' digit LSB. Data is loaded and shifted in the sequence second, minute, hour, week, day, and month. The output data is valid for the first 60 rising edges of CLK. Output data does not change after the 60th rising edge, even if clock input continues.


Within the 60 cycles of valid data output, partial data output can be obtained by taking CE LOW after the corresponding number of cycles. For example, if only the 'second' to 'week' data output is required, then that data only is output if CE goes LOW after 36 clock cycles.

For continuous data reads, a wait time (t_{RCV}) is required before the next data cycle after CE goes LOW.

Note that if a timer counter update operation (a 1s carry) occurs during a data read cycle, the data in the shift register is not updated and, as a result, the output data contains an error of -1s.

The data read cycle should be completed within $t_{CE} \leq 0.9s$.

Data Write



When CE is HIGH, data write mode starts from the first rising edge of CLK for which DATA is HIGH. Valid data is then input on DATA from the 9th rising edge of CLK. Time and date data is loaded into the shift register in sync with the rising edge of CLK, starting with the seconds' digit LSB. Data is loaded and shifted in the sequence second, minute, hour, week, day, and month. After 60 rising edges of CLK, the shift register contents are then transferred to the timer counters.

Note that a data write cycle must contain 60 bits of input data. If CE goes LOW before 60 bits are input, the input data is invalid. If the input data exceeds 60 bits, data from the 61st bit is ignored (the first 60 bits remain valid).

During a data write cycle, timer counter operation stops on the first falling edge of CLK, and the 1Hz to 128Hz frequency divider step counters are reset. The 1s counter increment signal is stopped and does not restart until CE goes LOW. The divider step counters are reset during the interval between the first falling edge of CLK and the 2nd rising edge of CLK.


The data write cycle should be completed within $t_{CE} \leq 0.9s$.

If a data read cycle occurs immediately after a data write cycle, a wait time (t_{RCV}) is required after CE goes LOW.

Note that activating a read cycle when no valid data is present will cause incorrect operation. All bits must be valid data bits.

Supply Voltage Detection

The supply voltage detector tests the level of the supply voltage once every 0.5 seconds. If the supply voltage falls below the detector threshold, the FDT bit is set to 1. The FDT bit is reset to 0 after a data read cycle that contains at least 56 data bits. The FDT bit is not reset for data read cycles of 55 bits or less.



Please pay your attention to the following points at time of using the products shown in this document.

The products shown in this document (hereinafter "Products") are not intended to be used for the apparatus that exerts harmful influence on human lives due to the defects, failure or malfunction of the Products. Customers are requested to obtain prior written agreement for such use from SEIKO NPC CORPORATION (hereinafter "NPC"). Customers shall be solely responsible for, and indemnify and hold NPC free and harmless from, any and all claims, damages, losses, expenses or lawsuits, due to such use without such agreement. NPC reserves the right to change the specifications of the Products in order to improve the characteristic or reliability thereof. NPC makes no claim or warranty that the contents described in this document dose not infringe any intellectual property right or other similar right owned by third parties. Therefore, NPC shall not be responsible for such problems, even if the use is in accordance with the descriptions provided in this document. Any descriptions including applications, circuits, and the parameters of the Products in this document are for reference to use the Products, and shall not be guaranteed free from defect, inapplicability to the design for the mass-production products without further testing or modification. Customers are requested not to export or re-export, directly or indirectly, the Products to any country or any entity not in compliance with or in violation of the national export administration laws, treaties, orders and regulations. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.

The logo for SEIKO NPC CORPORATION, consisting of the letters 'NPC' in a bold, black, sans-serif font.

SEIKO NPC CORPORATION

15-6, Nihombashi-kabutocho, Chuo-ku,
Tokyo 103-0026, Japan
Telephone: +81-3-6667-6601
Facsimile: +81-3-6667-6611
<http://www.npc.co.jp/>
Email: sales@npc.co.jp

NC9617BE 2006.04